This blog is dedicated to clearing up confusions and pitfalls easily encountered when programming in Verilog or SystemVerilog.